


Applicant: Benjamin Earle White

Title: A LOGIC CIRCUIT

Docket No.: 1365.064US1

Filed: January 14, 2004

Examiner: Unknown



Serial No.: 10/757712

Due Date: N/A

Group Art Unit: Unknown

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

- ☒ A return postcard.
- ☒ A Communication Concerning Related Applications (1 pg.).
- ☒ An Information Disclosure Statement (2 pgs.), Form 1449 (3 pgs.), and copies of 41 of 67 cited documents.


If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
Customer Number 21186

By: 
Atty: Timothy B Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 15th day of April, 2004.


Name



Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
(GENERAL)

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)



Complete if Known

Application Number	10/757712
Filing Date	January 14, 2004
First Named Inventor	White, Benjamin
Group Art Unit	Unknown
Examiner Name	Unknown

Sheet 1 of 3

Attorney Docket No: 1365.064US1

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-2002/0026465	02/28/2002	Rumynin, D, et al.	708	210	01/25/2001
	US-2002/0078110	06/20/2002	Rumynin, D, et al.	708	210	07/27/2001
	US-3,634,658	01/11/1972	Brown, Richard	235	92LG	03/19/1970
	US-3,757,098	09/04/1973	Wright, Carl	235	175	05/12/1972
	US-4,399,517	08/16/1983	Niehaus, Jeffrey A., et al.	364	784	03/19/1981
	US-4,463,344	07/31/1984	Adler, R., et al.	340	347 DD	12/31/1981
	US-4,596,256	06/24/1986	Ascher, Gilles, et al.	128	710	01/26/1984
	US-4,607,176	08/19/1986	Burrows, James, et al.	307	449	08/22/1984
	US-4,993,421	02/19/1991	Thornton, William	128	670	07/20/1990
	US-5,095,457	03/10/1992	Ho-sun Jeong,	364	758	02/01/1990
	US-5,175,862	12/29/1992	Phelps, Andrew, et al.	395	800	06/11/1990
	US-5,187,679	02/16/1993	Vassiliadis, Stamatis, et al.	364	786	06/05/1991
	US-5,325,320	06/28/1994	Chiu, Chiao-Er A.	364	760	05/01/1992
	US-5,343,417	08/30/1994	Flora, Laurence P.	364	758	11/20/1992
	US-5,363,099	11/08/1994	Allen, J.	341	107	10/04/1993
	US-5,475,388	12/12/1995	Gormish, M., et al.	341	107	10/22/1993
	US-5,497,342	03/05/1996	Mou, et al.	364	786	11/09/1994
	US-5,524,082	06/04/1996	Horstmann, P., et al.	364	489	06/28/1991
	US-5,712,792	01/27/1998	Yamashita, Shunzo, et al.	364	489	04/17/1996
	US-5,964,827A	10/12/1999	Ngo, et al.	708	710	11/17/1997
	US-5,995,029	11/30/1999	Ryu, Myung	341	101	10/29/1997
	US-6,023,566	02/08/2000	Belkhale, K., et al.	395	500.03	04/14/1997
	US-6,173,414	01/09/2001	Zumkehr, J., et al.	714	6	05/12/1998
	US-6,175,852B1	01/16/2001	Dhong, et al.	708	712	07/13/1998
	US-6,269,386B1	07/31/2001	Siers, et al.	708	710	10/14/1998
	US-6,490,608	12/03/2002	Zhu, Jay	708	626	12/09/1999

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²
	EP-0168650	01/22/1986	Darringer, J., et al.	G06F	15/60	
	EP-0309292	03/29/1989	Nishiyama, T., et al.	G06F	15/60	
	EP-0442356	08/21/1991	Chang, Yen C.	G06F	7/50	
	EP-0741354	11/06/1996	Ichikawa, Takeshi	G06F	7/50	
	FR-2475250	08/07/1981	Houdard, Jean-Pierre, et al.	606F	7/38	
	GB-2016181	09/19/1979	Gajski, Daniel	606F	7/39	
	GB-2062310	05/20/1981	Ohhashi, Masahide, et al.	606F	7/52	
	GB-2365636	02/20/2002	Rumynin, D, et al.	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R	G06F	7/60	
	WO-02/12995	02/14/2002	Meulemans, P	G06F	7/00	
	WO-99/22292	05/06/1999	Verbauwhede, Ingrid	G06F	7/52	

EXAMINER

DATE CONSIDERED

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)

Complete if Known

Application Number	10/757712
Filing Date	January 14, 2004
First Named Inventor	White, Benjamin
Group Art Unit	Unknown
Examiner Name	Unknown

Sheet 2 of 3

Attorney Docket No: 1365.064US1

OTHER DOCUMENTS – NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	-	BEDRIJ, O. J., "Carry-Select Adder," <u>IRE Trans., EC-11</u> , (June 1962), 340-346	
	-	BOOTH, ANDREW, "A Signed Binary Multiplication Technique," <u>Oxford University Press, Reprinted from Q.J. Mech. Appl. Math.</u> 4:236-240, (1951), pp. 100-104	
	-	CHAKRABORTY, S., et al., "Synthesis of Symmetric Functions for Path-Delay Fault Testability," <u>12th International Conference on VLSI Design</u> , (1999), pp. 512-517	
	-	DADDA, L., "On Parallel Digital Multipliers," <u>Associazione Elettrotecnica ed Elettronica Italiana, Reprinted from Alta Freq.</u> 45:574-580, (1976), pp. 126-132	
	-	DADDA, L., "On Parallel Digital Multipliers," <u>Associazione Elettrotecnica ed Elettronica Italiana, Reprinted from Alta Freq.</u> 45:574-580, (1976), pp. 126-132	
	-	DADDA, L., "Some Schemes for Parallel Multipliers," <u>Associazione Elettrotecnica ed Elettronica Italiana, Reprinted from Alta Freq.</u> 34:349-356, (1965), pp. 118-125	
	-	DE MICHELI, G., et al., "Optimal State Assignment for Finite State Machines," <u>IEEE Transactions on Computer-Aided Design</u> , Vol. CAD-4 (3), (July 1985), pp. 269-285	
	-	DEBNATH, D., "Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing," <u>IEICE Trans. Inf. & Syst.</u> E80-D, 10, (1997), pp. 1001-1008	
	-	DRECHSLER, R., et al., "Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions," <u>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</u> , 16(1), (1997), pp. 1-5	
	-	FLEISHER, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations," <u>IBM Research Center, RC-289, Research Report</u> , (July 18, 1960), 22 pages	
	-	FOSTER, CAXTON, et al., "Counting Responders in an Associative Memory," <u>The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput.</u> C-20:1580-1583, (1971), pp. 86-89	
	-	GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier," <u>IEEE Journal of Solid-State Circuits</u> , Vol 27, No. 9, (Sept. 1992), pp. 1229-1236	
	-	HEKSTRA, et al., "A Fast Parallel Multiplier Architecture," <u>IEEE International Symposium on Circuits and Systems; Institute of Electrical and Electronic Engineers</u> , c1977-c1996, 20v.11 :28cm, (1992), pp. 2128-2131	
	-	HO, I., et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic," <u>The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput.</u> C-22: 762-767, (1973), pp. 80-85	
	-	JONES, ROBERT, et al., "Parallel Counter Implementation," <u>Conf. Rec. 26th Asilomar Conf. Signals, Systems & Computers</u> , Vol. 1, ISBN 0-8186-3160-0, (1992), pp. 381-385	
	-	KNOWLES, S., "A Family of Adders," <u>Proc. 14th IEEE Symp. on Computer Arithmetic</u> , (1999), pp. 30-34	
	-	KOC, C., "High-Speed RSA Implementation," <u>available at ftp://ftp.rsasecurity.com/pub/pdfs/tr201.pdf</u> , Version 2.0, (November, 1994), 73 pages	
	-	KOC, C., "RSA Hardware Implementation," <u>available at ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf</u> , Version 1.0, (August, 1995), 30 pages	
	-	KOGGE, P. M., et al., "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," <u>IEEE Trans. Computers</u> , Vol. C-22, No. 8, (Aug. 1973), pp.	

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)

Complete if Known

Application Number	10/757712
Filing Date	January 14, 2004
First Named Inventor	White, Benjamin
Group Art Unit	Unknown
Examiner Name	Unknown

Sheet 3 of 3

Attorney Docket No: 1365.064US1

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		786-793	
		LADNER, RICHARD E., et al., "Parallel Prefix Computation," <u>Journal of ACM</u> , Vol. 27, No. 4, (Oct. 1980), pp. 831-838	
		LING, HUEY, "High-Speed Binary Adder," <u>IBM Journal of Research and Development</u> , Vol. 25, No. 3, (1981), pp. 156-166	
		MONTEIRO, J., et al., "Bitwise Encoding of Finite State Machines," <u>Proceedings of the 7th International Conference on VLSI Design</u> , (Jan. 1994), pp. 379-382	
		NIENHAUS, H., "Efficient Multiplexer Realizations of Symmetric Functions," <u>IEEE</u> , (1981), pp. 522-525	
		OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology," <u>IEEE transactions on Very Large Scale Integration (VLSI) Systems</u> , IEEE, Inc, New York, vol. 3, no. 2, (1995), pp. 292-301	
		SKLANSKY, J., "Conditional-Sum Addition Logic," <u>IRE Trans., EC-9</u> , (June 1960), pp. 226-231	
		SWARTZLANDER JR., E E., "Parallel Counters," <u>IEEE Transactions on Computers</u> , C-22(11), (November 1973), pp. 1021-1024	
		SWARTZLANDER, JR., E E., "Parallel Counters," <u>IEEE Transactions on Computers</u> , C-22(11), (November 1973), pp. 1021-1024	
		VASSILIADIS, S., et al., "7/2 Counters and Multiplication with Threshold Logic," <u>IEEE</u> , (1997), pp. 192-196	
		VILLA, TIZIANO, et al., "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation," <u>IEEE Transactions on Computer-Aided Design</u> , Vol. 9, No. 9, (September 1990), pp. 905-924	
		WALLACE, C., "A Suggestion for a Fast Multiplier," <u>IEEE Transactions on Electronic Computers</u> , Vol. EC-13, (1964), pp. 14-17	
		WEINBERGER, A., et al., "A Logic for High-Speed Addition," <u>Nat. Bur. Stand. Circ.</u> , 591, (1958), pp. 3-12	
		ZURAS, D, et al., "Balanced delay trees and combinatorial division in VLSI," <u>IEEE Journal of Solid State Circuits</u> , SC-21, IEEE Inc, New York, Vol. SC-21, no. 5, (1986), pp. 814-819	

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

S/N 10/757712

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Benjamin E. White

Examiner: Unknown

Serial No.: 10/757712

Group Art Unit: Unknown

Filed: January 14, 2004

Docket: 1365.064US1

Title: A LOGIC CIRCUIT

COMMUNICATION CONCERNING RELATED APPLICATION(S)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Applicant would like to bring to the Examiner's attention the following related application(s)
in the above-identified patent application:

<u>Serial/Patent No.</u>	<u>Filing Date</u>	<u>Attorney Docket</u>	<u>Title</u>
10/714408	November 14, 2003	1365.063US1	LOGIC CIRCUIT AND METHOD FOR CARRY AND SUM GENERATION AND METHOD OF DESIGNING SUCH A LOGIC CIRCUIT

Respectfully submitted,

BENJAMIN E. WHITE

By Applicant's Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date

15 April 2004

By




Timothy B. Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 15 day of April, 2004.

Name



Signature



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Benjamin Earle White
Serial No.: 10/757712
Filed: January 14, 2004
Title: A LOGIC CIRCUIT

Examiner: Unknown
Group Art Unit: Unknown
Docket: 1365.064US1

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

INFORMATION DISCLOSURE STATEMENT

Serial No :10/757712

Filing Date: January 14, 2004

Title: A LOGIC CIRCUIT

Page 2

Dkt: 1365.064US1

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

The present application is either a U.S. national patent application filed after June 30, 2003 or an international application that entered the national stage under 35 U.S.C. § 371 after June 30, 2003. Thus, Applicant believes that the U.S. Patent & Trademark Office has waived the requirement under 37 C.F.R. 1.98 (a)(2)(i) for submitting a copy of each cited U.S. patent and each U.S. patent application publication. The waiver is provided in a pre-OG notice from the U.S. Patent & Trademark Office entitled "Information Disclosure Statements May Be Filed Without Copies of U.S. Patents and Published Applications in Patent Applications filed after June 30, 2003" and dated July 11, 2003. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

Respectfully submitted,

BENJAMIN EARLE WHITE

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date

15 April 2004

By

Timothy B Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 15 day of April, 2004.

Name

Judith Dent

Signature

Judith Dent